Question
The stage delays in a 4-stage pipeline are 800, 500, 400 and 300 picoseconds. The first stage (with delay 800 picoseconds) is replaced with a functionally equivalent design involving two stages with respective delays 600 and 350 picoseconds. The throughput increase of the pipeline is _____ percent.
Official answer and solution
- Accepted answers
- 33 to 34
- From
- Official GATE 2016 answer key
Solution
Compute original and modified clock cycle times from the bottleneck stage and find the throughput ratio.
In a synchronous pipelined processor, the clock cycle time is determined by the maximum stage delay (the bottleneck stage):
For the original 4-stage pipeline:
The original throughput is:
The 800 ps stage is split into two stages with delays 600 ps and 350 ps. The new 5-stage pipeline has delays: 600, 350, 500, 400, and 300 ps.
The new throughput is:
The percentage increase in throughput is:
33.33
Calculating the percentage decrease in cycle time () rather than the percentage increase in throughput ().
The answer is the one in the official GATE answer key. The solution is this site's own explanation.
Source
- Paper
- GATE 2016 Computer Science and Information Technology (CS) Session 1
- Question
- 42 of 65, printed as CS Q.32
- Section
- Computer Science and Information Technology
Report an error in this question
GATE questions are the work of the organising institutes. This site is independent and is not affiliated with them.