Question
Consider a sequential digital circuit consisting of T flip-flops and D flip-flops as shown in the figure. CLKIN is the clock input to the circuit. At the beginning, Q1, Q2 and Q3 have values 0, 1 and 1, respectively.
Which one of the given values of (Q1, Q2, Q3) can NEVER be obtained with this digital circuit?
Official answer and solution
- Official answer
- A
- From
- Official GATE 2023 answer key
Solution
Formulate next-state equations for and trace all reachable states from .
From the circuit schematic:
- Flip-flop 1 (T-FF): , so
- Flip-flop 2 (D-FF): , so
- Flip-flop 3 (T-FF): , so
Starting from state :
- Clock 1: , , , , . State:
- Clock 2: , , , , . State:
- Clock 3: , , , , . State:
- Clock 4: , , , , . State:
- Clock 5: , , , , . State:
- Clock 6: , , , , . State:
- Clock 7: , , , , . State: (cycle repeats)
The cycle visits: . The state is never visited.
Option (A)
Miscalculating the XOR operation for T flip-flop transitions or missing the inverter on .
The answer is the one in the official GATE answer key. The solution is this site's own explanation.
Source
- Paper
- GATE 2023 Computer Science and Information Technology (CS)
- Question
- 43 of 65
- Section
- Computer Science and Information Technology
Report an error in this question
GATE questions are the work of the organising institutes. This site is independent and is not affiliated with them.