Question
Official answer and solution
- Official answer
- A
- From
- Official GATE 2019 answer key
Solution
Determine the logic condition that asserts the chip select signal CS from the 16-bit address lines.
The circuit shows an active-high chip select signal driven by a 5-input AND gate with inputs from address lines .
Inversion bubbles are present on the lines for and . Therefore, the output is if and only if:
The remaining 11 address lines through are not connected to the chip select logic and can take any value from to .
Converting to hexadecimal:
- The most significant 5 bits are .
- When :
- When :
Thus, the enabled address range is .
A
The answer is the one in the official GATE answer key. The solution is this site's own explanation.
Source
- Paper
- GATE 2019 Computer Science and Information Technology (CS)
- Question
- 12 of 65, printed as CS Q.2
- Section
- Computer Science and Information Technology
Report an error in this question
GATE questions are the work of the organising institutes. This site is independent and is not affiliated with them.